

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	ICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/637,169 08		08/08/2003	Marc Tremblay	SUN-P9325-MEG	2951
57960	7590 05/22/2006			EXAMINER	
SUN MICROSYSTEMS INC.				FENNEMA, ROBERT E	
C/O PARK, VAUGHAN & FLEMING LLP 2820 FIFTH STREET				ART UNIT	PAPER NUMBER
DAVIS, CA	DAVIS, CA 95616				

DATE MAILED: 05/22/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

Paper No(s)/Mail Date 4/14/2006.

Notice of Informal Patent Application (PTO-152)

6) Other:

Art Unit: 2183

DETAILED ACTION

1. Claims 1-4, 6-16, and 18-25 have been considered. Claims 5 and 17 cancelled as per applicants request.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-4, 6-16, and 18-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Moss et al ("Transactional Memory: Architectural Support for Lock-Free Data Structures", herein Moss), in view of Oplinger et al ("Enhancing Software Reliability with Speculative Threads", herein Oplinger).
- 4. As per Claim 1, Moss teaches: A method for executing a fail instruction to facilitate transactional execution on a processor, comprising:

transactionally executing a block of instructions within a program (Section 2.1);

wherein changes made during the transactional execution are not committed to the architectural state of the processor unless the transactional execution successfully completes (Section 2.1, it requires that the commit instruction be successful); and

if the fail instruction is encountered during the transactional execution, terminating the transactional execution without committing results of the transactional

Art Unit: 2183

execution to the architectural state of the processor (Section 2.1, see commit, abort and validate instructions), but fails to teach:

wherein terminating the transactional execution involves branching to a location specified by the fail instruction.

However, Oplinger teaches a transactional programming model in which his abort/fail instruction not only eliminates the speculative state, but also branches the program to an address that was previously set by a TRY instruction (Section 3.2). The advantage of having an instruction is being able to go to an error handling case in the event of an abort (see Section 3.2, the second code example, where the system jumps to an error message on an abort), giving the programmer more control over the execution and troubleshooting of his program. Given these advantages, it would have been obvious to one of ordinary skill in the art at the time the invention was made to take Moss's invention, and allow the abort instruction to specify an address to branch to in the event of the abort instruction executing.

- 5. As per Claim 2, Moss teaches: The method of claim 1, wherein terminating the transactional execution involves discarding changes made during the transactional execution (Section 2.1).
- 6. As per Claim 3, Moss teaches: The method of claim 2, wherein discarding changes made during the transactional execution involves:

Art Unit: 2183

discarding register file changes made during the transactional execution (Section 2.1, see commit, abort, and validate instructions);

clearing load marks from cache lines (Section 3.1.2, XABORT tagged entries are set to EMPTY);

draining store buffer entries generated during transactional execution (Section 3.1.2, XABORT tagged entries are set to EMPTY, clearing out the data that was temporarily stored in them); and

clearing store marks from cache lines (Section 3.1.2, XABORT tagged entries are set to EMPTY).

- 7. As per Claim 4, Oplinger teaches the method of claim 1 wherein terminating the transactional execution additionally involves branching to a location specified by a corresponding start transactional execution (STE) instruction (Section 3.2).
- 8. As per Claim 6, Moss teaches: The method of claim 1, wherein terminating the transactional execution additionally involves attempting to re-execute the block of instructions (Section 2.2, wherein if Step 4 fails, the process repeats at step 1).
- 9. As per Claim 7, Moss teaches: The method of claim 1, wherein if the transactional execution of the block of instructions is successfully completes, the method further comprises:

Art Unit: 2183

atomically committing changes made during the transactional execution (Sections 2.0 and 2.1); and

resuming normal non-transactional execution (As Section 2.2 says, the transactional execution is intended for critical sections, which are small parts of non-transactional code blocks. Therefore, when it was finished, it would resume execution in the non-transactional code. Section 5.4 further elaborates on this, by stating that the transactions have short durations, and small data sets, meaning that it must go to non-transactional after that short duration).

- 10. As per Claim 8, Moss teaches: The method of claim 1, wherein potentially interfering data accesses from other processes are allowed to proceed during the transactional execution of the block of instructions (Section 1, where it is stated that "If one process is interrupted in the middle of an operation, other processes will not be prevented from operating on that object").
- 11. As per Claim 9, Moss teaches: The method of claim 1, wherein if an interfering data access from another process is encountered during the transactional execution, the method further comprises:

discarding changes made during the transactional execution (Section 2.1, see commit, abort, and validate instructions); and

attempting to re-execute the block of instructions (Section 2.2, see step 4).

Application/Control Number: 10/637,169 Page 6

Art Unit: 2183

12. As per Claim 10, Moss teaches: The method of claim 1, wherein the block of instructions to be executed transactionally comprises a critical section (Section 2.2, first paragraph).

- 13. As per Claim 11, Moss teaches: The method of claim 1, wherein the fail instruction is a native machine code instruction of the processor (Section 7).
- 14. As per Claim 12, Moss teaches: The method of claim 1, wherein the fail instruction is defined in a platform-independent programming language (Section 3.1 and 3.2, which show an example written in C).
- 15. As per Claim 13, Moss teaches: A computer system that supports a fail instruction to facilitate transactional execution, comprising:

a processor (inherent in a computer system that executes instructions); and an execution mechanism within the processor (inherent in a computer system that executes instructions);

wherein the execution mechanism is configured to transactionally execute a block of instructions within a program (Section 2.1);

wherein changes made during the transactional execution are not committed to the architectural state of the processor unless the transactional execution successfully completes (Section 2.1, it requires that the commit instruction be successful); and Application/Control Number: 10/637,169 Page 7

Art Unit: 2183

wherein if the fail instruction is encountered during the transactional execution, the execution mechanism is configured to terminate the transactional execution without committing results of the transactional execution to the architectural state of the processor (Section 2.1, see commit, abort and validate instructions), but fails to teach:

wherein terminating the transactional execution involves branching to a location specified by the fail instruction.

However, Oplinger teaches a transactional programming model in which his abort/fail instruction not only eliminates the speculative state, but also branches the program to an address that was previously set by a TRY instruction (Section 3.2). The advantage of having an instruction is being able to go to an error handling case in the event of an abort (see Section 3.2, the second code example, where the system jumps to an error message on an abort), giving the programmer more control over the execution and troubleshooting of his program. Given these advantages, it would have been obvious to one of ordinary skill in the art at the time the invention was made to take Moss's invention, and allow the abort instruction to specify an address to branch to in the event of the abort instruction executing.

16. As per Claim 14, Moss teaches: The computer system of claim 13, wherein while terminating the transactional execution, the execution mechanism is configured to discard changes made during the transactional execution (Section 2.1).

Art Unit: 2183

17. As per Claim 15, Moss teaches: The computer system of claim 14, wherein while discarding changes made during the transactional execution, the execution mechanism is configured to:

discard register file changes made during the transactional execution (Section 2.1);

clear load marks from cache lines (Section 3.1.2, XABORT tagged entries are set to EMPTY);

drain store buffer entries generated during transactional execution (Section 3.1.2, XABORT tagged entries are set to EMPTY, clearing out the data that was temporarily stored in them); and

- 18. to clear store marks from cache lines (Section 3.1.2, XABORT tagged entries are set to EMPTY).
- 19. As per Claim 16, Oplinger teaches the computer system of claim 13, but fails to teach: wherein while terminating the transactional execution, the execution mechanism is additionally configured to branch to a location specified by a corresponding start transactional execution (STE) instruction (Section 3.2).
- 20. As per Claim 18, Moss teaches: The computer system of claim 13, wherein while terminating the transactional execution, the execution mechanism is additionally configured to attempt to re-execute the block of instructions (Section 2.2, wherein if

_ . _ _

Art Unit: 2183

Step 4 fails, the process repeats at step 1).

21. As per Claim 19, Moss teaches: The computer system of claim 13, wherein if the transactional execution of the block of instructions is successfully completes, the execution mechanism is configured to:

atomically commit changes made during the transactional execution (Sections 2.0 and 2.1); and

transactional execution is intended for critical sections, which are small parts of non-transactional code blocks. Therefore, when it was finished, it would resume execution in the non-transactional code. Section 5.4 further elaborates on this, by stating that the transactions have short durations, and small data sets, meaning that it must go to non-transactional after that short duration).

22. As per Claim 20, Moss teaches: The computer system of claim 13, wherein the computer system is configured to allow potentially interfering data accesses from other processes to proceed during the transactional execution of the block of instructions (Section 1, where it is stated that "If one process is interrupted in the middle of an operation, other processes will not be prevented from operating on that object").

Art Unit: 2183

23. As per Claim 21, Moss teaches: The computer system of claim 13, wherein if an interfering data access from another process is encountered during the transactional execution, the execution mechanism is configured to:

discard changes made during the transactional execution (Section 2.1, see commit, abort, and validate instructions); and

to attempt to re-execute the block of instructions (Section 2.2, see step 4).

- 24. As per Claim 22, Moss teaches: The computer system of claim 13, wherein the block of instructions to be executed transactionally comprises a critical section (Section 2.2, first paragraph).
- 25. As per Claim 23, Moss teaches: The computer system of claim 13, wherein the fail instruction is a native machine code instruction of the processor (Section 7).
- 26. As per Claim 24, Moss teaches: The computer system of claim 13, wherein the fail instruction is defined in a platform-independent programming language (Section 3.1 and 3.2, which show an example written in C).
- 27. As per Claim 25, Moss teaches: A computing means that supports that supports a fail instruction to facilitate transactional execution, comprising:

a processing means (inherent in a computer that executes instructions); and

Art Unit: 2183

an execution means within the processing means (inherent in a computer that executes instructions);

wherein the execution means is configured to transactionally execute a block of instructions within a program (Section 2.1);

wherein changes made during the transactional execution are not committed to the architectural state of the processor unless the transactional execution successfully completes (Section 2.1, it requires the commit instruction to successfully complete); and

wherein if the fail instruction is encountered during the transactional execution, the execution means is configured to terminate the transactional execution without committing results of the transactional execution to the architectural state of the processor (Section 2.1, see the commit, abort, and validate instructions), but fails to teach:

wherein terminating the transactional execution involves branching to a location specified by the fail instruction.

However, Oplinger teaches a transactional programming model in which his abort/fail instruction not only eliminates the speculative state, but also branches the program to an address that was previously set by a TRY instruction (Section 3.2). The advantage of having an instruction is being able to go to an error handling case in the event of an abort (see Section 3.2, the second code example, where the system jumps to an error message on an abort), giving the programmer more control over the execution and troubleshooting of his program. Given these advantages, it would have been obvious to one of ordinary skill in the art at the time the invention was made to

Art Unit: 2183

take Moss's invention, and allow the abort instruction to specify an address to branch to in the event of the abort instruction executing.

Response to Arguments

28. Applicant's arguments with respect to claims 1, 13, and 26 have been considered but are most in view of the new ground(s) of rejection.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Robert E. Fennema whose telephone number is (571) 272-2748. The examiner can normally be reached on Monday-Friday, 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Robert E Fennema

Examiner Art Unit 2183

RF

EDDIE CHAN
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100